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ROADBAND dielectric spectroscopy at microwave frequencies has been identified as a promising tool for a large number of applications, ranging from the agricultural, food, and automotive industry to the biomedical domain [1] - [8] . This method relies on the fact that the dielectric footprint of various materials of interest, i.e., their complex permittivity across frequency, varies in conjunction with a parameter that needs to be detected or quantified.
To highlight a few examples, in agriculture, the complex permittivity of fruits and vegetables has been correlated with changes in temperature, water, and inorganic material content [1] - [3] , while in the automotive industry, it is the preferred method for oil and fuel quality inspection [4] , [5] . On the biomedical side of the application spectrum, examples include blood glucose monitoring [6] and ex vivo or in vivo cancer detection and assessment [8] , [9] . The latter application is supported by measurements on bulk animal and human tissue, suggesting that the permittivity of cancer tissue can vary by up to 20% compared with healthy tissue [10] , [11] .
Despite the promising potential suggested by these studies, conventional microwave permittivity measurement techniques, used to acquire the aforementioned literature data, employ expensive and bulky equipment, such as vector network analyzers (VNAs) and probe or cavity sensors interfaced to the material under test (MUT) [12] , [13] . These setups are not suitable for most practical application scenarios, such as outdoor, remote-location measurements, and point-of-care medical testing. Moreover, their high cost hinders potential wider adoption of the technology.
Miniaturization of sensors and measurement systems is, therefore, essential in order to leverage the true potential of microwave permittivity sensing in real-life applications. Moreover, miniaturized sensors can facilitate new applications that deviate from the bulk-level measurement regime, such as the unexplored area of 2-D sensor arrays for permittivity contrast measurement and visualization at microwave frequencies. Such imaging functionality can prove useful in a variety of applications such as the following: 1) label-free, in vivo cancer visualization as an assisting tool in removal surgery [14] ; 2) food and flower quality inspection for early detection of storage disorders (e.g., browning, skin spots, and so on); 3) evaluation of drug penetration through the skin; 4) nondestructive film coating testing in industry. A differentiation should be made at this point between microwave permittivity sensors and low-frequency permittivity/impedance sensors, operating below 100 MHz. For the latter, arrayed implementations have already been implemented successfully [15] , [16] . Nevertheless, motivation to move toward broadband microwave frequency implementations still exists for two main reasons: 1) in order to achieve better penetration in the MUT and 2) to employ the higher redundancy implicit in acquiring a permittivity data set, which is more complete and flexible in the frequency domain. Such redundancy is directly linked to increased sensitivity and specificity in biomedical applications.
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its signal conditioning circuitry, since this will determine its scalability in a dense array toward a fine spatial resolution. Efforts toward miniaturization of microwave permittivity sensing systems have been mainly concentrated toward CMOS implementations because of the ultimate form factor that CMOS offers. Several microwave CMOS implementations during the last years have demonstrated accurate permittivity readout [17] - [24] . Oscillator-based approaches exist, which are very narrowband, area-consuming, and limited to measurement of the real part of permittivity, and thus are not suitable for the implementation of a broadband permittivity sensing pixel [17] , [19] , [22] , [24] . Several other implementations achieve an operation frequency range of at least a decade by employing broadband downconversion [18] , [20] , [21] , [23] or wide-band PLL-based architectures [22] . However, since they are not meant for imaging applications, little optimization and analysis have been done on the readout speed, resulting in potentially long measurement times. Moreover, the active area still remains quite large if implementation of a sub-mmresolution imager is targeted.
In the following sections, we detail an integrated complex permittivity sensor, suitable for use as an imaging pixel, which was prototyped in 40-nm CMOS and occupies sub-mm 2 area while achieving fast readout. The proposed sensor, briefly presented in [25] , features a single-ended patch sensing element, embedded in a fully differential double-balanced RF-driven impedance bridge. A multiharmonic measurement scheme is employed to extend the frequency range and increase the effective measurement speed. In this paper, we analyze the utilized sensing element in depth, and develop a calibration procedure, based on the analysis of the RF bridge. Moreover, the noise sources that contribute to the system resolution limit are identified and their contribution is quantified. Additional measurement data are complementing the preliminary results reported in [25] that demonstrated the ability to measure material complex permittivity. Independent measurements with the sensing pixel loaded by a probe that offers a known termination are used to validate the bridge transfer characteristic, while the statistical data of material measurements have been collected to evaluate the permittivity resolution of the sensor when the fundamental, third, and fifth harmonic are measured. This paper is organized as follows. Section II analyzes the basic principles behind the system architecture, including the near-field patch sensor, the RF impedance bridge it is embedded in, as well as the multiharmonic intermediate frequency (IF) downconversion readout concept. Section III describes the physical implementation of the permittivitysensing system in a 40-nm CMOS technology. In Section IV, a calibration procedure for the developed sensor is given, and the resulting accuracy and resolution are discussed. Experimental results are presented in Section V. Finally, the conclusions are drawn in Section VI.
II. SYSTEM ARCHITECTURE
To address the aforementioned application scenarios, it is desirable that the sensor features the following qualities:
1) broadband operation that allows flexibility in choice of frequency; 2) complex material permittivity detection, i.e., ability to detect both real and imaginary part of the permittivity; 3) suitability for embedding in a 2-D array for permittivity contrast imaging, implying small size and fast readout. The proposed architecture consists of a near-field patch sensor, an RF-driven impedance bridge in a double-balanced configuration, and a multiharmonic, IF downconversion scheme.
A. Near-Field Sensor
The sensing element translates the relative permittivity of the material, expressed as a frequency-dependent complex number (ω) = (ω) − j (ω), into a lumped equivalent complex admittance that can be read out by subsequent circuitry.
Previously reported CMOS permittivity sensors typically employ differential capacitive sensing elements, similar to the one shown in Fig. 1(a) , implemented on the top metal of the CMOS metal stack, with a passivation opening for direct contact to the MUT [17] , [19] - [22] . These sensor types provide convenient access to both terminals [P+ and P− in Fig. 1(a) ] and are directly compatible with fully differential readout chains. However, due to their planar configuration, the electric field is mainly concentrated in the vicinity of the sensor surface, i.e., the surface-MUT interface. On the contrary, the electric field lines of a single-ended metal patch sensor, portrayed in Fig. 1(b) , penetrate deeper in the MUT, thus allowing sensing further from the sensor-MUT interface.
To demonstrate this, EM simulations were carried out to determine the electric field as a function of vertical distance from the sensor surface, using a commercial 3-D EM simulation tool (Keysight EMPro). The two simulated sensors occupy an area of 100 × 100 μm 2 , and a distance of 10 μm between fingers was chosen for the differential sensor. A typical 40-nm CMOS metal stack was considered, and the EM simulation was carried out at 1 GHz, in a worst case scenario where the sensor is interfaced to air ( = 1 − j 0). As seen in the simulation results in Fig. 2 , a much steeper decay of the electric field is evident in the case of the differential sensor. At a distance of 300 μm, the electric field magnitude is approximately 100 dB lower than the maximum strength, whereas for the patch sensor, this reduction is in the order of 70 dB, a difference of 30 dB.
A patch sensor is, therefore, less sensitive to potential air gaps, since a smaller portion of the field is concentrated at the interface. This property is desired in solid or semirigid Fig. 2 . EM simulation of normalized electric field magnitude versus vertical distance from the sensor interface for two types of sensors both occupying the same 100 × 100 μm 2 area: a single-ended patch and a differential capacitor with 10 μm between fingers. material measurements (e.g., biological tissue), but also in applications when a permittivity contrast measurement deeper in the MUT is targeted. Although the patch sensor is expected to provide a poorer isolation to neighboring pixels, the fact that it is not inherently bound to differential sensing also allows the use of more advanced driving schemes where multiple patches are used to inspect a sample. Examples of such schemes include multiphase patch excitation, selective differential sensing between different sensors, and bootstrapping, i.e., driving neighboring pixels without reading them in order to cancel capacitive cross coupling [26] . Based on the above, the patch configuration was favored as a sensing element in this implementation. Fig. 3(a) shows the cross section of the a square patch sensor implemented on the top metal of a generic CMOS stack. When the patch is in contact with air, the patch node P is loaded by the parallel-plate capacitance C 0 , formed between the top metal and the ground plane. When interfaced to an MUT, the load will change depending on the MUT complex permittivity. Since permittivity relates to electric energy storage and loss ( and , respectively), the sensing element is expected to represent a lossy capacitor of which the reactive and resistive behavior will strongly depend on the real and imaginary parts of the MUT permittivity, respectively. Hence, the admittance Y P at the patch node can be expressed as a parallel combination of a material-dependent admittance
In order to quantify the permittivity-to-admittance behavior of the patch, a 3-D model of a 100 × 100-μm 2 patch on a realistic representation of the available 40-nm CMOS stack, in direct contact with an MUT, was simulated versus varying and . The solid lines in Fig. 3(b) show the capacitance and the conductance of node P versus and , for different values of and , respectively, at a simulation frequency of 1 GHz. An explicit relation of capacitance to and conductance to exists that can be linearly approximated by
where α r and α i are real parameters. Note that the ω contribution in the real part of the admittance results from the fact that the conductivity of the material is given by σ = ω [27] . Table I summarizes the parameters of the model in (1) extracted after least square fitting with the EM-simulated curves. Although the linear model is simple, intuitive, and useful for preliminary analysis, it is clear from the simulated results of Fig. 3(b) that G MUT and C MUT also vary with and , respectively, an effect not captured by (1) . For the purpose of calibration, a rational function model (RFM), fit from EM simulations, can be used to arrive to an analytical model, a methodology widely used in permittivity measurements performed with open-ended coaxial probes [13] , [28] , [29] 
where a is a scaling parameter, set equal to the patch dimension, and α np and β mq are N × P and M × Q real model parameters, respectively. In order to find the parameters, (2) is fit with parametric EM simulations across , , and frequency. A fit model with N = P = M = Q = 4 is deemed sufficient, since it already achieves 1% maximum deviation from simulations over a 0.1-10-GHz frequency range.
B. RF Impedance Bridge
Following the established analytical -to-Y model for the patch, a method of reading out the admittance is required. A Wheatstone bridge [30] , [31] is a widely adopted method of measuring or sensing electrical impedance, since it offers a quantification of impedance variation relative to a constant baseline value, such as C 0 in the case of the patch sensor. At RF frequencies, impedance bridges have been widely used in the broadband vector network analysis as directional detection elements, as an alternative or complementary to bidirectional couplers [32] .
In this section, an alternative analysis of the ac-driven Wheatstone bridge with complex branch loads is presented. A mathematical manipulation of the bridge equation is performed to extract useful information for the calibration of the sensor. This analysis is later verified by the measurements of various known RF impedances in a probed measurement environment. Moreover, the bridge output noise is calculated to extract information about the minimum detection limit.
1) Bridge Analysis: Consider the RF impedance bridge shown in Fig. 4 with branch admittances Y 0 and the load measurand Y L deviating from a baseline admittance Y 0 . The bridge is excited at a given frequency ω with a signal of amplitude v in , through bridge driver that amplifies a signal v i of the same frequency. The differential output voltage of the bridge can be found after straightforward circuit analysis
where 
This approximation, however, can result in large errors in the estimation of Y L . A more generic result that accounts for any value of measured load is possible, irrespective of how much it unbalances the bridge and without requiring any approximations. Indeed, assuming that
Substituting for Y 0 and Y L yields
and
where
as the weighted load conductance and susceptance values, respectively. Therefore, irrespective of deviation of Y L from Y 0 , the real and imaginary parts of the inverse bridge differential output are the linear combinations of the weighted load conductance and susceptance. Formulating the bridge behavior as in (6) and (7) allows to present a linear relation between an output quantity (inverse of output) to the input quantity (weighted conductance and susceptance). In this manner, an intuitive calibration procedure can be obtained that is closer to the bridge operation, rather than utilizing the high-order polynomial fitting [18] , [20] , [21] . The calibration procedure is described in detail in Section IV-A.
2) Bridge Noise: In order to calculate the noise at the output of the bridge, we can break it down into three uncorrelated components shown in Fig. 4 : thermal noise generated by the bridge resistive elements (v th,n ), flicker, shot, and thermal noise generated by any internal active elements driving the bridge (v dr,n ), and input noise to the bridge driver originating from the RF signal generator, either external or internal (v gen,n ). By applying superposition, the contribution of each component to the output noise can be analyzed. The total noise is thus the mean-square sum of these three components:
The thermal noise power at the differential output of the bridge is given by
where ω is the observation bandwidth. Since the complex permittivity is translated to conductance and capacitance, the bridge susceptance will essentially be that of a capacitance, i.e., B = ωC. In addition, the observation bandwidth is typically much smaller than the frequency of interest ( ω ω), and thus, we can safely neglect the frequency variation of the integrated quantity
As will be analyzed in Section III-C, a clipping buffer is used as the bridge driver. Assuming a quiet power supply, the contribution of noise from the bridge driver is in the form of cyclostationary phase-modulated (PM) noise that results from upconversion of thermal and flicker noise to the frequency of operation [33] . This noise will be scaled by the bridge similar to the bridge drive signal v in and can, therefore, be expressed as a function of the single-sideband (SSB) phase noise of the driver, L dr , and the differential output
where IPN dr is the integrated phase noise (IPN) of the driver up to the measurement bandwidth ω. Similarly for the external generator noise, any amplitude-modulated component is suppressed by the buffer, but the PM noise will be propagated to the bridge through a phase noise transfer of unity, since any timing variation in the input of the switching buffer will be transferred directly to its output. As a consequence, the contribution of the generator noise to the output of the bridge can be expressed, identically to (11), as
where IPN gen is the double sideband IPN of the generator within the measurement bandwidth ω. Notice from (11) and (12) that the noise components related to the bridge drive are proportional to the output power, which suggests that the more balanced the bridge is, the less the external noise contribution to the output. These contributions can be grouped together into what we can call external noise contributions. Fig. 5 shows how the two noise contributions (thermal and external) will vary versus the bridge output voltage. The total noise power, being the mean-square sum of the two, is dominated by the external sources when the bridge is unbalanced and is limited by the thermal noise level when the bridge is close to balanced state. The transition point between the two dominant noise regimes is denoted as Fig. 5 and is closer to the balanced state for an external source with higher IPN.
In practice, the total noise is in many cases dominated by the external sources, since the phase noise levels of buffers and generators are much higher than the thermal noise level of the bridge, even for small bridge output voltages. As an example, consider a realistic case of the RF bridge as in Fig. 4 , with G = 1 mS, C = 100 fF, G L = 0.01 mS, and C L = 1 fF (1% imbalance), driven at 1 GHz (ω = 2π · 1 G · rad/s) with an amplitude of v in = 1 V and read out at an observation time of 1 ms ( ω = 2π · 1 k · rad/s). According to (3) and (10), the signal output of the bridge is v b,o = 2.5 mV, and the thermal noise power at the output is v 2 th,n,o = 1.489 · 10 −15 V 2 . For an external source (driver or generator) to contribute the same level of noise at the bridge output, a required IPN of −85.2 dBc is calculated from (11) or (12) , which corresponds roughly to an SSB phase noise of −118 dBc/Hz over all frequency offsets below 1 kHz. This performance is at the boundary of what is achievable by the state-of-the-art frequency synthesizers at this frequency of operation [34] , [35] .
3) Double-Balanced, Fully Differential Bridge: The single RF impedance bridge of Fig. 4 , analyzed till this point, suffers from a large common-mode signal at its output. In order to achieve the highest sensitivity to load changes, (3) suggests that the drive amplitude voltage |v in | should be maximized. In a CMOS implementation, where the bridge is actively driven by MOS transistors, this maximum amplitude is in the order of the nominal supply (VDD). Moreover, the highest sensitivity is achieved when all branch nominal admittances are equal (Y 0 ). Under these assumptions, the worst case common-mode signal v b,CM at the differential output of the bridge is half the supply voltage (peak-to-peak), on top of a useful differential signal v b,o , orders of magnitude smaller, as illustrated in the single-driven topology of Fig. 6(a) . Such a large common-mode voltage poses a stringent requirement to the common-mode rejection ratio (CMRR) of the readout chain and compromises the linearity of the active circuitry following the bridge.
An antiphase drive of each branch of the bridge, as shown in Fig. 6(b) , can mitigate this problem, since the baseline signals, having a phase difference of 180°, will cancel out when combined at the output of the bridge, preferably capacitively to additionally achieve dc blocking. However, this results in a single-ended output of the bridge, and the benefits of a fully differential readout chain cannot be employed. Moreover, if the two drive signals are not exactly 180°out-of-phase, a phase mismatch signal (v b,M M ) will appear in the output of the bridge. This cannot be treated as a constant offset when this phase mismatch is load-dependent due to the limited driving capability of the bridge driver.
A double-balanced configuration, shown in Fig. 6(c) , uses an antiphase driven copy of the bridge (without the load connection). Capacitively combining the four bridge nodes (A to A and B to B , respectively) results in a differential output. Additionally, any signal caused by phase mismatch of the bridge drive turns into a common-mode signal, which is much smaller than VDD/2 and can easily be rejected in a fully differential chain. Nevertheless, using a double-balanced bridge configuration instead of a single one comes at the price of doubling both the area and the noise power as well as an increased power consumption needed for driving the bridge because the loading of the drivers is increased.
C. Multiharmonic Downconversion
The RF output of the bridge needs to be downconverted from the characterization frequency f RF to a convenient IF in order to be digitized and further analyzed. To achieve this, the bridge is connected to a downconversion mixer, as shown in Fig. 7 , in which the output signal of the bridge is mixed with an LO signal at f LO , generating an output signal v IF , which is an exact replica of v b,o at f IF f RF , assuming a perfectly linear mixing operation.
A switching mixer with square-wave LO drive is preferred, as it can achieve a higher conversion efficiency than a smallsignal equivalent [36] , [37] . As a result, the LO signal also contains odd higher order harmonics of the fundamental f LO . At the same time, it is convenient to apply a square drive to the bridge, in order to maximize its drive amplitude (signals DRIVE+ and DRIVE− in Fig. 7) . Therefore, the bridge is driven at multiple odd harmonics, which will be downconverted to odd harmonics of f IF , after being mixed with the odd harmonics of LO, as shown in Fig. 7 . Situated 2 f IF apart, these harmonics can be isolated and analyzed, enabling the characterization of the load at higher frequencies than the highest achieved by the fundamental drive, and at more than one frequency point at the same time.
Since the amplitude of the higher order odd harmonics in the square wave reduces by at least 1/n compared with the fundamental order, where n is the harmonic, a lower sensitivity is expected at these higher harmonics. Nevertheless, useful information can still be acquired, contributing to the previously mentioned goal of redundancy. In addition to the baseband products of the mixing process, cross mixing can create content close to the even harmonics of f RF (e.g., 3 f RF − f LO ). Careful design of the mixer and LO signal is required to minimize self-mixing with the odd harmonics of LO, which will fall within the useful signal frequency f IF . In general, a fully differential chain with layout matching techniques can minimize the second-order harmonic content and nonlinearities.
III. CIRCUIT DESIGN
In this section, we discuss the specific implementation and integrated circuit design of the permittivity sensor based on the previously reported architecture. The three circuit blocks comprising the sensor is the RF bridge, the downconversion mixer, and the bridge and LO drivers that provide the square wave for multiharmonic operation.
A. Double-Balanced Fully Differential Bridge Design
The implemented sensing element is a square 100 × 100 μm 2 -patch implemented in the top ultrathick metal of the CMOS stack (M7), with a nitride opening for direct interfacing with an MUT or used for probing. The patch also utilizes patterned thick metal layer (M6) connected to ultrathick through a large via, respecting all stress-related DRC rules for probing. This structure is EM-simulated in order to generate the RFM model of Fig. 3(b) , discussed in Section II-A, which is later used for calibration of the system. Fig. 8 shows the schematic of the implemented bridge in which the sensor patch is embedded, implementing the fully differential double balanced architecture discussed in Section II-B3 with some additions for reconfigurability and practical considerations that will be discussed further.
As seen in Fig. 8 , the main part of the branch admittance is a capacitor C b . In order to accommodate wide capacitive load variations and experimentally investigate the behavior of the bridge at various imbalanced states, C b is implemented as a parallel combination of eight switchable capacitors. Each of these comprises a capacitor C 1 of roughly 100 f F, in series with a 10-μm/40-nm CMOS switch. The capacitor bank is controlled by a unitary weighted 8-b digital signal b.
Due to the finite quality factor of the capacitor and the equivalent ON/OFF resistance of the switch, we can model the switched capacitor as an equivalent conductance in parallel with a capacitance, with varying values versus frequency during the ON-and OFF-state. Fig. 9 shows the simulated ON/OFF parallel conductance and capacitance versus frequency for the switched capacitor (postlayout extraction). The simulated ON-capacitance and conductance vary versus frequency from 130 to 100 fF and from 0.01 to 0.2 mS/GHz, respectively, while the OFF-capacitance and conductance are from 30 to 12 fF and 0.01 to 0.06 mS/GHz, respectively. At each frequency, the total branch capacitance and admittance depend on the number of ON capacitors, determined by the value of b as:
A proper value of b can be used to bring the branch admittance to a value, such that the balanced state falls close to the range of loads measured. For example, for the permittivity range of simulations in Fig. 3(b) , we expect a load variation of 60-300 fF and 0-0.8 ms/GHz for patch capacitance and conductance, respectively. A value of b between 0 and 3 can fall within this range. A 1.2-k discharge resistor R d is placed between the bridge middle nodes (A, A , B, B ) and ground in order to ensure a dc discharge path that sets the dc bias condition for the proper operation of the nMOS switches. The value of the resistor is a tradeoff between size consideration and minimum voltage drop due to bridge loading. Similarly, the four 25-fF combining capacitors C c are of the same order of magnitude as the input capacitance of the mixer, for optimum voltage division.
As suggested by (3), the output of the bridge is proportional to the amplitude of the drive signal v in . Since this value depends on the supply voltage, it is desirable to decouple the system output from the bridge drive amplitude. In addition, in order to gain information of both capacitance and conductance, we need to acquire both the real and imaginary parts of the bridge output. Therefore, an amplitude and phase measurement of the bridge output is required. For the phase measurement to be consistent, a reference phase also needs to be measured. This is required in order to determine the relative phase variation at the output of the bridge, caused only by the patch load variation.
A relative amplitude and phase measurement can be achieved without the introduction of any additional active circuitry, by disconnecting the bridge from the patch and connecting it to a fixed on-chip capacitance C f ≈ 100 fF, during a continuous-time measurement, through a series nMOS switch, as shown in Fig. 8 . This switch operates in its linear region, because the discharge resistor R d sets its dc bias point to zero, and the maximum voltage swing across the switch (350 mV in the presence of resistor R d and parasitics to ground) is well below the simulated 1-dB compression point of 760 mV below 5 GHz. A digital control signal denoted as lc in Fig. 8 that controls the connection of the bridge to either the patch sensor the fixed capacitor C f , is used to acquire a continuous measurement trace containing the both outputs of the bridge during these two load-connection cases. The acquired signal is downconverted and digitized, and the two separate outputs are isolated in the digital domain by synchronization to the control signal lc. The fast Fourier transform (FFT) of the two outputs is then calculated and divided in order to acquire a consistent relative phase difference and amplitude ratio, which only depend on the relation between the fixed and the measured load. Note, however, that this solution does not eliminate the short-term variations of the bridge drive voltage that happen independently during the measurement of the two load-connection cases, as these variations are uncorrelated to each other. Fig. 10 shows the schematic of the downconversion mixer connected to the bridge to perform a frequency translation of the RF bridge output to IF. The topology implements a currentmode switching mixer that achieves low 1/ f noise operation and high linearity [38] . The transistors Q 1 and Q 2 , along with resistors R L , form a differential transconductance (g m ) stage. If the value of R L is large enough, most of the drain current of the transistors will be transferred to the output, converting the bridge output voltage (v RF+ , v RF− ) to a differential current (i RF+ , i RF− ). The transistor Q s sets the bias current, which is generally limited for two main reasons: 1) the large resistor value limits headroom of Q 1 and Q 2 , which is required for good linearity and 2) Q s needs to be small in order to minimize its parasitic drain capacitance that deteriorates the CMRR and the second-order nonlinearity. On the contrary, a higher bias current results in a larger amplification and, hence, a better noise performance. As a tradeoff, a bias current of 700 μA was chosen to achieve a transistor g m of 5 mA/V.
B. Downconversion Mixer
The output current of the g m stage is fed to a CMOS switching quad that performs the mixing action. Capacitive coupling is used to prevent dc current through the CMOS switches, which is a source of flicker noise and nonlinearity [38] . An optimum switch size can be found, since a large size reduces the ON-switch resistance (and thus the insertion loss) but increases the parasitic capacitance to ground and the loading to the LO driver. In order to convert the downconverted signal current back to voltage and perform digitization of the waveforms using an A/D converter (ADC), a low-noise external transimpedance amplifier is used, which converts the current to voltage through a 10-k resistance and amplifies this voltage with a variable 0-40-dB gain. Fig. 11 shows the simulated conversion gain and noise figure of the mixer when terminated with an external 10-k resistance and driven by an input port with impedance equal to that of the bridge. To investigate the multiharmonic operation, the gain and the noise of the LO third-and fifth-harmonic components are also simulated. Due to the 1/n reduction in the LO amplitude, the conversion gain of the third and fifth harmonics is expected to be 9.5 and 14 dB lower than the first harmonic, respectively. This trend is seen at frequencies above 1 GHz while below that the first and third harmonics experience a larger loss in the RF path due to the capacitive coupling at the bridge-mixer and g m -quad connections. A 20-dB/decade gain roll-off is observed above 1 GHz. The noise figure is 7.5 dB at 2 GHz and stays below 10 dB in the GHz range. Below that, it increases rapidly to 22 dB because of the signal loss at the bridge output capacitor C c . As expected, the noise figure of the thirdand fifth-harmonic downconversion processes deteriorates by at least as much as the conversion gain deterioration.
C. Square-Wave Drivers
The bridge and LO drivers share the same topology that utilizes inverter amplifiers to achieve a square-wave rail-torail output. Shown in Fig. 12 , the driver consists of a selfbiased inverter that sets the dc voltage of the input waveform to the desired mid-rail value by proper choice of the nMOS and pMOS size. Two complementary copies of the input are created, and a series of increasingly larger cross-coupled inverters further amplify the signal and ensure rise-fall edge alignment, thus minimizing phase imbalance. Optimization of the inverters' transistor size ratio allows to minimize risefall mismatch that creates a common-mode voltage at the output of the bridge. In general, steeper edges (i.e., larger sized transistors and higher power consumption) minimize rise-fall mismatch across PVT variations. In fact, the simulated typical common-mode output on the bridge, caused by the driver at a 1.1-V supply, is 5 mV, while the worst case (fast-n/slow-p, VDD = 1 V) was simulated to be 20 mV, which poses no risk for the linearity of the g m stage, as would be the case with a large common mode caused by the use of a single bridge. Finally, the simulated IPN of the bridge driver, which contributes to the bridge output noise, is between −92 dBc at 1 GHz and −81 dBc at 5 GHz, for an integration bandwidth of 0.01-1 kHz.
IV. SYSTEM CALIBRATION, ACCURACY, AND RESOLUTION
A. Calibration
As discussed in Section II-B1 and summarized in (6) and (7), the real and imaginary parts of the inverse bridge differential output are the linear combinations of the weighted load conductance and susceptance. This result allows us to perform a linear fitting procedure for calibration. The benefit of such an approach is that it theoretically requires a minimum number of two known loads, if no systematic or random errors are induced by the calibration materials or measurement noise, although practically more points help average out such errors. In any case, a linear output expression alleviates any error induced from approximating (3) to a Taylor polynomial expansion of a certain order, bounded by the available number of calibration materials.
Equations (6) and (7) hold true with the assumption that the bridge is perfectly balanced to the baseline load admittance, i.e., in the middle of the measured load range. In practice, however, due to the asymmetric nature of the patch node ( A in Fig. 8 ) to the rest of the bridge, and the finite quality factor of the switched branch capacitors, it is quite impractical to accurately ensure such a condition. A generic approach would be to assume that OFF indicates how much load should be added at the patch node, so that the bridge is balanced to the baseline load admittance. Being a fictional admittance, Y OFF can assume both positive and negative values. The unbalance of the bridge can be defined as Y = Y OFF + Y L . Assuming a linear behavior of the circuitry following the bridge, we can use the result of (6) and (7) and formulate the calibration equations about the measured chip output quantity out:
where (13) and (14), the measured weighted load values are acquired
From the definition of the weighted loads, we get
from which, the measured load is calculated aŝ
Although the approximate values of Y OFF and the K coefficients can be estimated during the design process, their exact value remains unknown due to fabrication tolerances and modeling or simulation inaccuracies. In order to determine these values, a calibration procedure can be defined as follows.
1) Measure the sensor output at a set of known load values Y L,cal . 2) Search for the combination of K coefficients and Y OFF that achieve the best linear fit of C L ,m and G L ,m versus inverse output, according to (13) and (14), using the adjusted R 2 as a goodness-of-fit merit figure. 3) Store the combination of Y OFF and K coefficients corresponding as the calibration parameters of the chip. Note that the calibration coefficients are frequency-specific, since both Y and Y OFF are frequency-dependent (see Fig. 9 ). Moreover, even with the presence of mismatch of the branch admittances of the bridge, the calibration procedure still holds, because there always exists a Y OFF , such that linear equations (13) and (14) still hold true. Therefore, minimizing mismatch during the design procedure is not a strict requirement, if Y OFF is found through a search algorithm.
B. Accuracy and Resolution
A distinction should be made at this point between the accuracy and the resolution of the sensor. The accuracy of the permittivity measurement indicates its difference to the actual permittivity of the MUT, and it is affected by the temperature variation, the accuracy of reference liquids, and the accuracy of the assigned -to-Y transfer characteristic. Absolute accuracy is crucial for instrumentation applications, such as material characterization. In this paper, we make use of the tabulated permittivity values that originate from Debye models and that are accurate within 1% [39] , [40] . Combined with the fact that no precise temperature is measured or imposed upon the MUT, the accuracy of the calibration procedure is expected to be at best within the same order.
For the intended application of imaging, which requires contrast detection, we are rather interested in the measurement resolution, which relates to the minimum detectable permittivity variation and is directly linked to the noise levels at the output. Since the readout of the real and imaginary parts of the bridge output is done by measuring amplitude and phase, we need to link the resolution of the amplitude and phase readout to the noise level, and, from that, assess the expected system resolution.
Let v IF = |v IF | · e − j φ IF be the single-ended, amplified, and digitized voltage output of the chip. Assuming that the A/D conversion quantization noise is far below the signal noise, we can relate the minimum variance bound of the amplitude and phase, acquired by the FFT of v IF , to its signalto-noise ratio (SNR), through the Cramér-Rao bound [41] var{|v IF |} ≥ v 2 n,IF (19) var{φ IF } ≥ 2π SNR IF (20) where v 2 n,IF is the noise at the system output. Using the definitions for SNR,
, and the conversion gain CG = v IF / v b,o , and using, as explained in
where F = 10 NF/10 the system noise factor. Since a ratiometric measurement is carried out by dividing two chip output voltages (the output due to the measured load and the fixed capacitor output), we can infer, by propagation of uncertainty calculations, that the variance of the measured ratio signal out is
As expected, a larger external IPN and a system noise factor (F) incur a more noisy readout of both amplitude and phase. Moreover, an unbalanced bridge negatively affects only the variance of the signal amplitude while the phase stays, to a first-order approximation, unaffected, and only depends on the input noise and the noise performance of the readout circuitry. The variance of the measured amplitude and phase propagates to the real and imaginary parts and, through (1), (6) , and (7), to a variance of the load (G and C) and permittivity, respectively. We can thus come to the conclusion that the optimal permittivity resolution of both the real and imaginary parts occurs when the bridge is perfectly balanced to the measured admittance. Indeed, as derived in (3) and (4), a balanced bridge has the highest Y L -to-output sensitivity (equal to 4Y 0 /v in ). Moreover, the measured output variance is also minimized to the thermal noise level at balance, as predicted from (23) .
In order to evaluate the achievable permittivity resolution and confirm the optimum operating conditions, a perturbation analysis is carried out on the equations that govern the designed system [(3) multiplied by the system gain] using parameter values provided by the circuit-level simulations. A complex permittivity sweep is performed, and the calculated output amplitude and phase of the chip are superimposed by the random noise predicted by (23) and (24), respectively. Then, the calibration procedure is performed to evaluate the standard deviation of the permittivity and, hence, the resolution. The result of this procedure is surfaces such as the ones in Fig. 13 for the simulated resolution of the real and imaginary parts of permittivity. For the specific bridge capacitance setting of b = 1 (approx. 260-fF branch capacitance and 42-μS conductance) and frequency of f = 1 GHz, there is a certain complex permittivity value that balances the bridge best, thus offering best resolution. As such, the complex permittivity resolution contains local minima at ≈ 20.5 and ≈ 19.5. Fig. 14 shows the simulated permittivity resolution versus MUT permittivity for various values of the branch capacitance setting b at 1 GHz. At this frequency, the best permittivity resolution is expected, since the noise figure and the external IPN of the used RF generator (Keysight E8257D) are minimum. By choosing the proper control value b, an absolute permittivity resolution of <0.05 can always be achieved. However, the deterioration of the noise figure at lower frequencies (see Fig. 11 ) and the IPN at higher frequencies (due to external generator [34] ) is expected to deteriorate accordingly the permittivity resolution. In fact, if we assume a linear −to−Y L model as well as a linearized bridge operation, the permittivity resolution deteriorates ten times for every 10-dB increase of the IPN or the noise figure, when the external bridge driver noise is dominating the overall measured noise (unbalanced bridge), as is practically the case. 
V. EXPERIMENTAL RESULTS
The reported design was incorporated in a test IC, fabricated in a seven-metal, 40-nm CMOS process, with an ultrathick top metal option, used for the sensing element. Using such an advanced technology node allows extension of frequency range, although is not expected to offer significant area advantages, due to the extensive usage of analog circuitry and passive elements. The chip micrograph, along with the test PCB and the packaging used for the measurement of liquids, is shown in Fig. 15 . The chip area is 1.6 × 0.5 mm 2 while the active pixel area is 0.15 × 0.3 mm 2 , thus suitable for embedding in a sub-mm spatial resolution array. As seen in the zoomed-in view of the micrograph, the size of the active circuitry is similar to the patch, making it possible to adopt a circuit-under-pad approach in the future, with the tradeoff of higher patch parasitic capacitance, due to the implementation of the ground plane at a higher metal level.
In order to enable verification of the bridge operation by loading it with a tunable admittance, two ground pads are included in the design, in such a way that the patch is embedded in a G-S-G configuration and can be interfaced by a probe.
For all measuring purposes, the IC was mounted and wire bonded on a test PCB. In order to enable liquid material measurements, a 15-nL microcontainer with a 500-μm bottom opening was carefully placed on top of the chip, so that it encloses the patch. The rest of the chip was covered by epoxy glue in order to protect the bond wires (see Fig. 15 ). In order to apply a uniform liquid on top of the patch, the container was washed with ethanol and dried using pressurized air before every measurement. To avoid the formation of air bubbles, the liquid MUT was injected slowly into the microcontainer by pointing a microneedle toward the container walls. For the same purpose, the liquid was slightly stirred, and the needle was carefully removed.
A. Load Measurements
In order to verify the operation of the bridge and the calibration procedure described in Sections II-B and IV-A, respectively, the patch was contacted by a probe (Cascade Z40-V-GSG-500) to a digitally controlled RF tuner (Maury MT982E) in order to allow loading of the bridge with various RF admittances. As shown in the diagram of the experimental setup in Fig. 16 , the patch is interfaced to the tuner by directly probing the former and connecting the probe to the tuner through the forward path of a low-loss bidirectional RF coupler (Mini-circuits GDC35−93HP+). The coupling ports of the coupler are connected to a VNA (HP 8753D) for on-the-fly measurement of the forward (a) and reflected wave (b), in order to acquire the load admittance. Calibration is performed using an SOL wafer calibration kit for the probe while the source is driving the termination port of the RF tuner. During measurement, the VNA power is turned OFF, and only the a and b waves are measured. Inverting the measured reflection coefficient ( ) provides the calibrated of the measured load; therefore, its admittance Y L can be calculated and expressed as a parallel combination of a capacitance C L and a resistance R L . This procedure is identical to the one used in the load-and sourcepull measurement systems to measure the load or source admittance [42] .
Two external generators are used for the RF (Agilent E8257D) and LO (HP 8657) signals. Since the RF generator close-in noise performance is the most critical to the achievable noise performance of the permittivity sensor, the highest available quality generator is used for the RF signal. An IF of 150 kHz was deemed high enough to stay outside the observed 1/ f corner frequency of the mixer. An external IF amplifier (AD 624ADZ) converts the output differential current (i IF+ − i IF− ) to a differential voltage through a 10-k resistance and, further, to a single-ended voltage (v IF ) of an appropriate amplitude range for the external 12-b, 60-MS/s ADC (NI-5105), through an adjustable conversion gain of 0-40 dB. As such, the ADC quantization noise does not contribute significantly to the overall measured noise. An external board provides the required digital controls to the chip, i.e., the branch capacitance setting b and the lc bit control for ratio-metric measurement. The lc signal is also used for the synchronization of the ADC. A trace of 1 ms is acquired at each measurement, corresponding to a frequency resolution bandwidth ( f ) of 1 kHz. The digitized data are transferred to a PC, where the FFT is performed, and the corresponding Calibration surfaces acquired from all admittance measurements, showing a linear dependence of the real and imaginary parts of the inverse output to the normalized admittance and conductance, as suggested by (6) and (7).
amplitude and phase at IF are calculated and the calibration procedure is carried out. The RF measurement frequency of this experiment was 1 GHz.
At 960 discrete tuner position settings, the bridge load was varied between 53.5 and 920.2 fF and the resistance between 540 (1.85 mS) and 988 (1.01 mS). Therefore, the baseline admittance value of the bridge is a 486.7-fF capacitor in parallel to a 764-resistance (1.31-mS conductance). These loading conditions are similar to what is expected for the permittivity of interest. The calibration coefficients are calculated as described in Section IV-A, for the two bridge settings of b = 1 and b = 8. Fig. 17 shows the calibration surfaces, as described by (13) and (14) , for these two bridge settings, with the annotated measurement points. The measured data are fit to the calibration surface with an adjusted R 2 always better than 99.97% and an rms error less than 0.94%.
As already mentioned, apart from the K coefficients of the calibration surfaces, an offset admittance Y OFF is always associated with the calibration procedure to denote the deviation of the load baseline value from the bridge balance. The offset admittance that maximizes the calibration surface fit to the materials is 27.3 fF||0.15 mS for b = 1 and 752 fF||−1.35 mS for b = 8. The difference of offset capacitance between these two settings is 724.7 f F, which agrees well with the simulated branch capacitance difference of 693.5 fF from the simulations (see Section II-B). On the other hand, the conductance difference is 1.5 mS, as opposed to the simulated value of 0.14mS, which indicates an inaccurate model of the switched capacitor losses at this frequency. Nevertheless, the low offset values for b = 1 indicate that the bridge can be close to the balanced state for the range of loads used.
To validate the calibration, the inverse calibration procedure is followed to extract the load capacitance and resistance measured by the chip. Fig. 18 shows the capacitance and resistance values measured by the chip and the VNA, for b = 1. The rms capacitance error between the VNA and chip measurements is 1.63 fF while the resistance error is 20.7 . For b = 8, the errors are 2.24 fF and 10 , respectively. . Real and imaginary parts of permittivity of the materials measured, versus frequency, generated from their Debye models [39] . Ethanol (dashed line) is used for validation as an independent material.
B. Material Permittivity Measurements
A number of six liquid materials were available for permittivity measurement: deionized water, methanol, ethanol, 2-propanol (IPA), 1-butanol, and air. Except for air, which we assume to be a lossless dielectric with a unity relative permittivity at every frequency, all other materials exhibit a frequency-dependent permittivity, described by their unique Debye model parameters [39] . Fig. 19 shows the permittivity profile versus frequency of the utilized materials. All materials except ethanol are used for the calibration of the chip while ethanol was chosen as the independent measurement material, because its permittivity is, for most of the frequency range, in between all the available material permittivities.
For every available material, 100 1-ms measurements of the output are acquired, at every b value from 0 to 8, and at various values of RF fundamanetal frequency, covering 0.1-5 GHz. The third and fifth harmonics could also be measured up to a certain frequency, as described in Section II-C, achieving a meaningful signal at an overall frequency range Fig. 20 . Output phase and amplitude variance versus chip ratiometric output value for all measured materials and all bridge capacitance settings (varying bridge imbalance) at 1 GHz, with annotated expected Cramér-Rao measurement bounds of (23) and (24) . f = 1 kHz, IPN = −90 dBc, NF = 7.5 dB, and CG = 30 dB (off-chip amplification included). of 0.1-10 GHz. The chip power consumption on a 1.1-V supply was measured between 1.2 mW at 0.1 GHz and 24 mW at 5 GHz, a difference due to the fact that bridge and LO drivers are inverter-based circuits and, as such, their power consumption varies linearly with frequency.
The variance of the measured amplitude and phase versus chip output at 1 GHz is shown in Fig. 20 . In the same plot, the predicted Cramér-Rao measurement bounds of (23) and (24) are annotated. It is observed that the measurement variances are concentrated on or above the bound. A very good agreement between prediction and measurement is seen in the output phase, which does not show a dependence on the bridge imbalance. On the contrary, larger bridge imbalance affects the amplitude variance, as expected by the model. The discrepancy of some measurement points from their lower bound is likely due to the sensitivity of the measurement amplitude to short-term supply voltage variations, or to variations of other measurement conditions that happen within the measurement time of 1 ms.
Translation from a permittivity to an admittance value and vice versa is performed using the RFM for the patch, explained in Section II-A. Subsequently, the established calibration procedure is followed at each frequency and b value setting. An average of all 100 measurements is used for the calibration to reduce the random statistical variation of the measurements. Since permittivity readout noise is generated by white Gaussian noise, we can assume a Gaussian distribution of the permittivity measurement variation as well. Therefore, to assess the permittivity resolution of the independent material (ethanol), the standard deviation of 100 consecutive permittivity measurements is examined. This is an indication of the minimum resolvable permittivity difference at the resolution bandwidth that corresponds to each of the individual 1-ms measurements. Fig. 21 shows how permittivity resolution varies with the b setting when measuring ethanol at 1 GHz. As expected from previous analysis, the resolution worsens when the bridge is set to unbalanced states and is minimized when it is close to the balanced state. A very good agreement is also observed between the measured and theoretical resolution corresponding to the Cramér-Rao bound.
It was found that the bridge balances best for ethanol at b = 2 below 5 GHz and at b = 1 above that frequency. Fig. 22 shows the measured permittivity resolution of ethanol for these capacitance settings versus frequency, demonstrating measurements at the first, third, and fifth harmonics. Owing to the worse noise figure at the higher harmonics, the resolution at the first harmonic point of each measurement is always better than that at the third harmonic, which, in turn, is always better than that at the fifth. The measured resolution also follows the generator's IPN profile versus frequency; therefore, it worsens at higher frequencies. Over the frequency range of 0.1-10 GHz, the permittivity resolution always stays below 0.4 and 0.3 for the real and imaginary parts, respectively.
As has been discussed, the achieved permittivity resolution is bounded by external phase noise sources as well as shortterm supply variations that cannot be correlated due to the time-division measurement of the reference load. These effects can be mitigated in a future implementation of a pixel array by the inclusion of a reference pixel to be read out simultaneously with the pixel of interest in a parallel measurement path. Thus, global external noise sources as well as supply variations can be canceled out by the ratio-metric measurement. This modification appears more imperative in a-possibly desired, yet not necessarily required for the intended applicationfully integrated solution that includes on-chip RF generators, since the latter is expected to feature a much worse phase noise performance than the off-chip generators used in the measurements presented in this paper.
At the same permittivity settings that minimize the resolution, the average measured permittivity values of ethanol are plotted versus frequency in Fig. 23(a) . The error between measurement and reference numbers, indicated in Fig. 23(b) , stays below 1, with an rms value of 0.32 and 0.48 for the real and imaginary parts, respectively. Notice the random distribution of the error versus frequency or harmonic, resulting in cases where the third-and fifth-harmonic measurement has lower error than the first, which is an indication that the accuracy errors are due to the combination of tolerances originating from the Debye models used for calibration standards and reference, the RFM and the calibration fitting, rather than a statistical error associated with noise, as is the case for the measured resolution.
VI. CONCLUSION
The design, calibration, and measurement of a compact 40-nm CMOS complex permittivity sensing pixel has been presented. Introducing a reconfigurable double balanced Wheatstone bridge, multiharmonic downconversion scheme, the sensor can achieve a high-resolution and fast permittivity readout across a wide frequency range of 0.1-10 GHz. Table II summarizes the achieved performance of the sensor along with the results of previously published state-of-the-art integrated permittivity sensors. To the best of our knowledge, this paper features the smallest active area while achieving fast and precise operation over two decades of bandwidth. Moreover, compared with previous works, this contribution quantifies both accuracy and resolution of measured permittivity over the operation frequency range, while differentiating between the two, based on their sources. A single-ended patch sensing element approach is followed, which facilitates better EM interfacing with the MUT as well as offering more flexibility for more advanced drive schemes in the future EM-based multipixel arrays. These properties, along with its compact size, fast readout, and broadband architecture, make it suitable for utilization as a pixel element in 2-D permittivity-based imaging sensors for biomedical and industrial applications.
